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Abstrac'Effects of mismatch on CMOS double-balanced 
mixers are studied. The mixer is analyzed as a two-stage 
circuit. The effects of mismatch, including second-order 
intermodulation, feedthrough and degradation of conversion 
gain, are discussed for each stage. A relation between 
processing-induced variances of transistor parameters and 
mixer performance is derived. 
I. INTRODUCTION 
Processing-induced device mismatch causes time- 
independent random variations in physical quantities of 
identically designed devices [I-51. The impact of MOS transistor 
mismatch becomes more important as dimensions of devices are 
reduced and the available signal swing decreases [ 13. Mismatch 
is a fundamental design parameter for precision analog circuit 
design [2]. As critical blocks in wireless transceivers, mixers are 
very susceptible to mismatch effects. The double-balanced 
CMOS mixer [6][7], as shown in Fig.], is a commonly used 
topology in CMOS integrated receivers for frequency translation 
of radio-fkquency (RF) carrier signals by converting a local- 
oscillator (LO) and the incoming RF signal into an intermediate- 
frequency (IF). Under normal conditions, this mixer produces 
only odd harmonics at its output io, (t). In the presence of 
mismatch, however, the input transistor pair (M1 and h42) 
introduces second-order intermodulation, which feeds through 
the cascaded mismatched switch pairs and cause undesirable 
spectral components at baseband. This is not a critical issue in 
high IF architectures, because a band pass filter following the 
mixer can eliminate the spurious signals in baseband. Therefore, 
in conventional double-conversion (Heterodyne) receivers that 
convert RF signals into high IFS, mixers are only required to 
have a high third-order intercept point (IP3) [8] in order to meet 
system linearity specifications. However, in zero and low IF 
architectures, the even-order distortion terms are also of 
particular concern [9]. As the direct-conversion receiver 
architecture [IO], in which a zero IF is used, has been attracting 
attention as a possible solution to a single-chip receiver, 
mismatch effects in CMOS mixers deserve attention. 
Mismatch in a mixer is induced by factors both intrinsic and 
extrinsic to the transistors. The intrinsic factors are those arising 
from transistor devices whereas the extrinsic ones include 
asymmetries in other parts of circuit such as wire length, feed-in 
and feed-out resistors. While the even-order distortion terms are 
also induced by factors such as single-ended input and output of 
a doublebalanced mixer [ I  I ]  in addition to mismatch, only 
effects originating from intrinsic transistor mismatch are 
considered in this study. 
This paper introduces a theoretical analysis of &match 
effects on CMOS double-balance mixer. The model used to 
characterize MOSFET mismatch will be presented in Section II. 
The effects of mismatch effects on the input V-I converter and 
switch pairs are discussed in Section 111. 
I +  
Fig. 1. Double-balanced CMOS mixer. 
11. MISMATCH MODEL 
A MOSFET model is needed for the mismatch study. This 
model should be detailed enough such that it reflects accurately 
the behavior of sub-micrometer transistors. An acceptable 
MOSFET model in the saturation region is [ 121 
where IDS is the drain current, VGs is the gate-source voltage, V, 
is the threshold voltage, /3 = C o x p ~  is the current factor, 
with Cox being the gate-oxide capacitance per unit-area, p as 
the carrier mobility, W and L being the width and length of the 
transistor respectively. The parameter 8 is the effective mobility 
[13], which includes the effects of surface scattering and the 
source series resistance. For a minimum-length device of an 
existing 0.8-pm technology, it was estimated to be 0.9 V'. For a 
different 0.25-pm technology, it was found to be approximately 
2.5 V-' [14]. 
within this model, the parameter set {9,AvT,ds} is 
used for matching description. The mismatch model can be 
derived by differentiating &.(I) with respect to the parameter 
set, resulting in 
L 
Assuming Gaussian distribution for the mismatch parameters [ 11, 
these parameters can be characterized by their variances: 
o ~ ~ ~ , c F ~ A . v ,  , 0 2 ~ , 9  , and their correlations coefficients. The 
variance of mismatch in the current is thus given by 
B 
+ -- arm 'Cr2A@ +correlationterms 
[ I D S  ae ] 
(3) 
The values of ihese standard deviations and correlation 
coefficients can be evaluated by various means [l-51. In this 
paper, we assume that all of these values have been determined. 
ID. MISMATCH ANALYSIS IN h4KER 
The operation of a double-balanced mixer can be modeled 
by the diagram in Fig.2. The RF input stage is a 
transconductance converter. This stage corresponds to transistors 
MI and h42 in Fig.1. The LO signal drives the switching stage 
that is implemented by transistors M3-M6. There is also a 
feedthrough path from the RF input stage to the output of mixer 
in the presence of mismatch in the switch pairs [15], as we will 
discuss below. 
Switch stage 
Fig. 2. Mixer model with input V-I converter, switch stage 
and DC-feedthrough path [ 151. 
A. Mismatch effects on input V-1 converter 
Let us tint consider the input V-I converter, as shown in 
Fig.3. It is convenient for later exposition to express VGs of the 
transistor as a function of IDS . We thus invert @.(I): 
vGS = f  ( z D S ~ ~ , ~ ~ v T )  
In the presence of mismatch, the values of the parameters in 
Eq.(4) are different for the two transistors. Using the subscripts 1 
and 2 to denote parameters of the transistors, we can express 
Eq.(4) as a Taylor series: 
where f is the function in Eq.(4) with the subscripts denoting 
different parameters values of M1 and M2, f,f',f" and 
f "'are the derivatives of this function respect to I,, , and the 
number of primes denotes the order of the derivative. 
Taking the difference between the expressions in Eq.(5) and 
noting that vRF = V G S l -  vGS2 and z1 = - z 2  = i , we obtain the 
input signal vRF as a function of the output current i : 
. .  
VRF =AvGSl - AvGS2 
To express i in terms of vRF , Eq.(6) can be rewritten as 
Because the mismatch in parameters is small compared with their 
values, we can approximate Eq.(7) by 
Without transistor mismatch, AfR = 0.  The even-order 
term in vanishes. Only odd harmonic terms appear at the 
output of the V-I converter. Furthermore, as we will prove later, 
the ideally matched switch pairs in double-balanced mixer will 
also prevent even-order terms in the input stage from appearing 
at the output of switch stage. 
Equating the first-order and second-order terms in Eq.(8), 
the second-order intercept point (IIP2) [6] is 
1 
16 f p 3  IDS 
Substituting Eq.(2) into Eq.(9), we obtain the relation 
between vm2 and the transistor mismatch parameta. 
B. Mismatch effects on switch pair 
Now let us consider the effects of mismatch on the switch 
pairs. Without loss of generality, consider only the left switch 
pair shown in Fig.1. The output of the RF V-I converter stage is 
I,,, = IDS1-bias + i ( t ) .  We define the switch point of two 
transistors to be the point when the output differential current 
( IDs ,  - ZDs4 ) is zero. To further simplify the analysis, assume 
that the circuit switches sharply. Thus, in the absence of 
mismatch, for positive values of the LO voltage, M3 switches 
ON and M4 switches OFF, and a current equal to IDsl appears in 
the left branch, In the next half period, the current switches to the 
right branch. Thus, the output is a square-wave at frequency of 
GJ,, with no DC value, where OJL0 is the angular frequency of 
the LO. In the presence of mismatch, a bias voltage is needed to 
make the output differential current zero. This voltage arises 
from transistor mismatch and is time-independent if we ignore 
the effect of temperature. So we can say that the circuit has a DC 
offset voltage Vofieer [16]. This offset voltage can be calculated 
86 
Vofiet = AV = -AD ? f ? f a f  + - A 8  + -AVT , (1 1) ap ae av, 
where f (0 )  denotes the function in (4). 
we can characterize it statistically as follows: 
Since the offset voltage arises from manufacture variations, 
+ correlation terms 
The transfer characteristic of the switch pair can thus be 
represented by the superposition of a periodic pulse and a square- 
wave as showed in Fig.4. [ 171. 
Differential LO voltage 
Switch function 
+ Squarewave 
+2 
* t  Periodical pulse 
(b) 
Fig.4. Mixer output current can be represented by the 
superposition of a periodic pulse and a square wave in the 
presence of offset voltage [ 171. 
Transistor mismatch can thus be represented by a skew in 
the switching time A t .  It is determined by the offset voltage 
Vofset and the slope of the LO voltage S at switching time: 
(13) - Vofiet 
S 
Using the symbols n ( t )  and A,@) respectively to 
represent a square-wave with no DC value at an angular 
frequency mLo and a periodic pulse with pulse width At and an 
angular frequency of mL0, and letting io& to be the output 
current of the doublebalanced mixer in Fig. 1, we can write iOu 
as 
(14) 
iour = [IDSI-bias + i ( t > b ( t ) +  A&, (1>1 
- kDS2-bias -i(t)l[n(t)+ A&2 (r>l' 
The equation can be re-written as 
=kDSI-bias (t)-1DS2-bias (t>l 
DC-Feedthrough 
9 (15) 
+ i(&n(d+ A,, (t)+ Ab2 (dl 
i ) Feedthrough 
Only the DC component of the first term in (1 5 )  affects the 
output of the mixer. Thus, the DC-feedthrough signal at the 
output of mixer is 
4VOfiet1 4Vofiet2 
IDC-Feedthrouh = 'DSl-bim-- T .  IDS2-bias 
4 
2 
==bDS-bias 'Avofief -'DS-bim "ofiet] f (16) 
=- . 'source . Avofief  
where 
MDS-bias - 'DSI-bias - IDS2-bias 7 
Isource = 21DS-bias = IDSI-bias ' IDSZ-bias 9 
- Vofietl +Vofiet2 
2 '  vofiet = 
AVofiet = Vofietl -Vofiet2 and T is the period of the LO. For 
a sine-wave LO, T . S = 2n . (2VL0 ) = 4nVLO , where VLo is 
the amplitude of the LO and the factor of two accounts for the 
fact that AVofset is compared to a differential LO signal with an 
amplitude of 2VL0 [ 121. So we can get 
Since Vofie,l and Vofiet2are two independent random 
variables with the same distribution, the variance of the 
feedthrough gain can be calculated as 
ii ) Conversion Gain 
The desired output signal at the output of the mixer is the 
first-order term of the mixed output signal in Eq.(15) 
'our-desired = 
where j = f i  and CiT =CiTL,. Substituting Eq.(13) into 
Eq.(19), we obtain 
Using the expression for Voffsetl and VOfiet2 in the prior 
section, the expected value of the conversion gain is 
/ " \  
iii ) Gain of the second-order intermodulation (IM2) 
When two close tones at iT,, and a,, are presented at 
the input of RF V-I converter, the sum and the differential 
frequencies can be generated at the input of the switch pairs. The 
non-zero DC term of the mixed output signal in Eq.(l5) will 
87 
transfer the differential frequencies to the output of the mixer, 
causing even-order distortion. The IM2 conversion gain and its 
variance can be calculated as 
C .  Overall eflects of Cascaded V-I Converter and Switch Pair 
So far, the effects of mismatch on RF input V-I converter 
and switch pair has been discussed separately. To analyze the 
combined effects of mismatch in each stage, the second-order 
intermodulation product and the overall conversion gain of the 
cascaded stages will be examined. 
First, consider the second-order intermodulation product. 
Using the equations we derived in prior sections, we obtain 
I^ .\ 
The variance of second-order Atermodulation transconductance 
is 
The overall conversion gain of the desired signal is 
1 Gain - ‘out-desired - G~~~ , 
VRF sw’ich ‘2 
Similar to the calculation in the prior section, the expected value 
of conversion gain is 
For a mixer with minimum-length transistors in a 0.8- 
pm technology, the expected loss in gain is less than 5%. This 
effect can be alleviated by decreasing Isource, increasing V u ,  
or using larger size transistors in mixer. 
IV. CONCLUSIONS 
Processing-induced mismatch in CMOS double-balanced 
mixer can cause adverse effects such as DC feedthrough, 
decrease in IIP2, and the reduction in conversion gain. A relation 
between the variances of the mismatch parameters and the 
mismatch effects on the mixer has been presented. This model 
can provide estimates of the needed degree of transistor 
matching. 
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